·É˼¿¨¶û°ëµ¼Ìå¼¼ÊõÊý¾ÝMPC5200BÊý¾Ý±í

¡¡¡¡Key features are shown below. ? MPC603e series e300 core ¨C Superscalar architecture ¨C 760 MIPS at 400 MHz £¨¨C40 o C to +85 o C£© ¨C 16 KB Instruction cache£¬ 16 KB Data cache ¨C Double precision FPU ¨C Instruction and Data MMU ¨C Standard and Critical interrupt capability ? SDRAM / DDR Memory Interface ¨C Up to 133 MHz operation ¨C SDRAM and DDR SDRAM support ¨C 256 MB addressing range per CS£¬ two CS available ¨C 32-bit data bus ¨C Built-in initialization and refresh ? Flexible multi-function External Bus Interface ¨C Supports interfacing to ROM/Flash/SRAM memories or other memory mapped devices ¨C 8 programmable Chip Selects ¨C Non-multiplexed data access using 8-/16-/32-bit databus with up to 26-bit address ¨C Short or Long Burst capable ¨C Multiplexed data access using 8-/16-/32-bit databus with up to 25-bit address ? Peripheral Component Interconnect £¨PCI£© Controller ¨C Version 2.2 PCI compatibility ¨C PCI initiator and target operation ¨C 32-bit PCI Address/Data bus ¨C 33 and 66 MHz operation ¨C PCI arbitration function ? ATA Controller ¨C Version 4 ATA compatible external interface¡ªIDE Disk Drive connectivity ? BestComm DMA subsystem ¨C Intelligent virtual DMA Controller ¨C Dedicated DMA channels to control peripheral reception and transmission ¨C Local memory £¨SRAM 16 KB£© ? 6 Programmable Serial Controllers £¨PSC£© ¨C UART or RS232 interface ¨C CODEC interface for Soft Modem£¬ Master/Slave CODEC Mode£¬ I2S and AC97